

What is claimed is:

- 1 1. A process of designing an integrated circuit comprising:
2 determining a specification for the integrated circuit;
3 mapping functions to the specification, the functions being
4 comprised of groups; and
5 determining the placement of the functions in a layout.
- 1 2. The process of designing an integrated circuit of claim 1 wherein
2 the functions are of a plurality of predefined sizes and shapes.
- 1 3. The process of designing an integrated circuit of claim 2 wherein
2 the groups are of a plurality of predefined sizes and shapes.
- 1 4. The process of designing an integrated circuit of claim 3 wherein
2 the groups have predefined interconnection points.
- 1 5. The process of designing an integrated circuit of claim 4 wherein
2 the groups each provide one of a plurality of logic functions.
- 1 6. The process of designing an integrated circuit of claim 5 wherein
2 multiple groups, each of a different size and shape, provide the same logic function.
- 1 7. The process of designing an integrated circuit of claim 6 further
2 comprising mapping groups to the specification and determining placement of the groups
3 in the layout.
- 1 8. The process of designing an integrated circuit of claim 7 wherein
2 the groups define a physical representation of a logic circuit.
- 1 9. The process of designing an integrated circuit of claim 8 wherein
2 the groups are defined by GDSIII files.
- 1 10. The process of designing an integrated circuit of claim 9 wherein
2 the groups are comprised of on the order of 1000 gates.
- 1 11. A method of determining a definition of a physical representation
2 of at least a portion of an integrated circuit, the integrated circuit performing logic

3 operations, arithmetic operations, control operations, and memory operations, the
4 integrated circuit being comprised of a plurality of groups, the groups being largely
5 comprised of between 300 and 5000 gates, the groups being present in a library of groups,
6 with each group being predefined in terms of logical and physical layouts, the physical
7 layouts having predefined boundaries with predefined interconnection points along the
8 physical boundaries, and at least some of the groups being amalgamated into functions,
9 the functions being present in a library of function, the method comprising:

10 selecting an item, the item being a group or a function, for
11 placement on a layout;

12 placing the item on the layout;

13 selecting a further item for placement on the layout;

14 placing the further item on the layout; and

15 defining interconnections between the item and the further item.

1 12. The method of claim 11 wherein the layout comprises a plurality of
2 layers.

1 13. The method of claim 12 wherein the plurality of layers are
2 separated by metalization having vias.

1 14. An integrated circuit comprised of a plurality of regularly placed
2 circuit groups, the circuit groups being on an order of magnitude of 1000 gates, the circuit
3 groups having predefined connection points, at least some of the circuit groups being
4 amalgamated into sets of groups.

1 15. The integrated circuit of claim 14 further comprising trailers
2 attached to groups.

1 16. The integrated circuit of claim 15 wherein the trailers provide
2 physical translation of interface signals associated with the predefined connection points.

1 17. The integrated circuit of claim 15 wherein the trailers provide for
2 buffering of interface signals associated with the predefined connection points.

1 18. The integrated circuit of claim 15 wherein the trailers provide for
2 staging of interface signals associated with the predefined connections points.

1 25. The integrated circuit of claim 24 wherein the groups further
2 comprise I/O groups.

1 27. A process of designing an electronic logic system, the process
2 comprising:

3 mapping groups to a functional description, the groups being
4 comprised of up to 5000 gates, the groups being partitioned into data path groups, control
5 groups, memory groups, I/O groups, and analog groups;
6 testing functional models of the mapped groups to verify the
7 functional correctness of the mapping of groups to the functional description;

8 performing timing, area, and power estimation using detailed
9 physical models of the mapped groups; and
10 importing implementation files into the design.